• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    It is proposed a power factor correction circuit (1), wherein the circuit has a freewheeling diode (D1) connected in series charging coil (L1), with the discharge current through a controlled switch (S), a charging capacitor (C2) is charged, said Switch (S) by a control unit (ST) alternately on and off and the control unit (ST) has an input (P / zxcs) for receiving a return signal (ZXCS) directly or indirectly to the switch (S) or the voltage applied to the charging coil (L1), the control unit (ST) being designed during a first switch-off phase of the switch (S) to - two zero crossings of the voltage applied to the switch (S) by means of the feedback signal (ZXCS) detect and - derive at least one further zero crossing of the voltage applied to the switch (S) on the basis of the two detected zero crossings.
    公开号:AT14723U1
    申请号:TGM361/2014U
    申请日:2014-10-16
    公开日:2016-04-15
    发明作者:Patrick Marte
    申请人:Tridonic Gmbh & Co Kg；
    IPC主号:
    专利说明:

    description
    PERFORMANCE FACTORY CORRECTION WITH DETECTION OF ZERO THROUGHOUT
    The present invention relates generally to a method and a Vorrich¬tung for power factor correction (in English PFC, Power Factor Correction). The invention relates in particular to so-called boost converter power factor correction circuits, also referred to as boost PFC circuits, and to lighting equipment such as LEDs having such circuits.
    Such circuits are known to be used to implement a supplied DC or AC voltage to a higher level. At the same time, such circuits may be designed to provide a power factor of near 1, e.g. the current taken from this circuit, similar to the mains voltage, has a sinusoidal time profile.
    Such boost converter power factor correction circuits are basically known. A charging coil is connected in series with a freewheeling diode, wherein the connection point between the freewheeling diode and the charging coil can be selectively connected to ground via a switch. The charging coil is typically connected to an AC or DC voltage, which charges the charging coil when the switch is closed. When the switch is open, a charging capacitor can then be charged via the freewheeling diode. Typically, the switch is closed again once the charging coil has completely discharged, i.e., once the current through the charging coil has dropped to zero. Such operation of the power factor correction circuit is called limit operation or borderline mode.
    At a low load, it is already known to operate the power factor correction circuit alternatively in the so-called lopsided mode or discontinuous mode. In this case, the switch is not switched on immediately at the first zero crossing of the voltage via the switch, but only at a later time. More precisely, the turn-on switching takes place only at the second or further zero crossing, wherein these further zero crossings are caused by oscillatory processes of the charging coil.
    A problem now is that this particular clocking of the switch requires detection of multiple zero crossings within a turn-off phase. However, since the voltage oscillation on the charging coil is a damped oscillation, the amplitude of the feedback signal detected via a secondary winding toward a control unit will also decrease following the attenuation. Thus, there is a danger that the maximum amplitude of the vibration will fall below the discrimination threshold for detection of the zero crossing. Thus, further zero crossings can no longer be detected. In extreme cases, then no reconnection of the switch takes place.
    The invention is therefore based on the object to provide an improved method and an improved circuit with power factor correction, which avoid the above-mentioned disadvantages.
    According to a first aspect of the invention, a power factor correction circuit is proposed. This circuit has a charging coil connected in series with a freewheeling diode, with the discharge current of which is charged by a controlled switch, a charging capacitor. The switch can be switched on and off by a control unit alternately. The control unit has an input for receiving a feedback signal which directly or indirectly represents the voltage applied to the switch or to the charging coil. The control unit is configured during a first turn-off phase of the switch to detect two zero crossings of the voltage applied to the switch by means of the feedback signal and to derive at least one further zero crossing of the voltage applied to the switch on the basis of the two detected zero crossings.
    According to a further aspect of the invention, a method is proposed for
    Power factor correction by means of a circuit. This circuit has a charging coil connected in series with a freewheeling diode, with the discharge current of which is charged by a controlled switch, a charging capacitor. The switch can be switched on and off alternately by a control unit. The control unit receives a feedback signal which directly or indirectly represents the voltage applied to the switch or to the charging coil. The control unit is configured during a first turn-off phase of the switch to detect two zero crossings of the voltage applied to the switch by means of the feedback signal and to derive at least one further zero crossing of the voltage applied to the switch on the basis of the two detected zero crossings.
    According to a further aspect of the invention, a control unit is proposed in the form of an integrated circuit, in particular in the form of a microcontroller, an ASIC or a hybrid solution, the circuit being designed to implement the method according to the invention.
    According to a further aspect of the invention, an operating device for lamps is proposed, in particular for LEDs, having a Leistungsfaktorkorrek¬tur circuit according to the invention.
    When the switch is switched off, the control unit can be designed to determine the time interval between the two detected zero crossings and to derive the at least one further zero crossing depending on the determined time interval.
    The at least one further zero crossing may be derivable exclusively as a function of the average time interval and of the time of the second detected zero crossing.
    The time of the derived zero crossing can be determined by adding the time interval or a multiple of the time interval at the time of the second detected zero crossing.
    The time interval can be determined by means of a counter, which is started at the first detected zero crossing and stopped at the second detected zero crossing. The counter value at the time of stopping the counter can be temporarily stored in a memory.
    The time of the derived zero crossing can be determined by the fact that the counter is restarted at the time of the second detected zero crossing and counts at least once up to the buffered counter value.
    At the time of the derived zero crossing, the switch can be turned on again.
    During a second switch-off phase of the switch following the first switch-off phase, the control unit can be designed to derive a zero crossing of the voltage applied to the switch on the basis of the zero crossings detected during the first switch-off phase of the switch.
    A zero crossing of the voltage applied to the switch by means of Rückführsig¬nals can be detected when the feedback signal falls below a reference value, and preferably when still at the time of falling below the reference value, the Rück¬führsignal has a negative edge.
    The invention thus proposes that in a turn-off phase of the switch the first two zero crossings are detected and their time interval. The timing of all further zero crossings may thus be further extrapolated from the known time interval of the first two zero crossings and the timing of the second zero crossing.
    In other words, two zero crossings are detek¬tiert means of a return signal directly (eg via voltage divider) or indirectly (eg, via a coupled to the charging coil detection coil) the voltage across the switch or the voltage across the charging coil or the voltage at the node between the charging coil and the switch.
    Furthermore, further zero crossings are determined without the use of the feedback signal auto¬nom by the control circuit.
    Advantageously, these further zero crossings are thus determined, even if at this time the feedback signal is no longer available or interrupted. Even with such an interruption, the control circuit can continue to perform the switching on of the switch at the times of zero crossings. Thus, the autonomy of the extrapolation of the times of the further zero crossings would be proved.
    Advantageously, the timing of the switch according to the invention, in which it can be prevented that caused by slightly fluctuating reclosing time disturbing Schwe¬bungseffekte, which may be low-frequency nature and thus may cause, for example, audible interference.
    Advantageously, it is ensured according to the invention that a currentless switching of the switch is achieved or that the switch is switched at times when the voltage across the switch is zero or almost zero. This in turn increases the efficiency of the circuit and avoids losses.
    Advantageously, the power factor correction according to the invention is also for kleinerbzw. very small loads provided. In fact, the switch need not be turned on again immediately at the first or second zero crossing. But it can be waited as many zero crossings before the switch is turned on again. As a result of this reliable extension of the switch-off time duration, the energy consumption can thus be reduced for a small load.
    Further features, advantages and features of the present invention will now be explained in more detail reference to the figures of the accompanying drawings.
    Fig. 1 shows an embodiment of a power factor correction circuit according to the present invention, and Fig. 2 shows waveforms of various ones occurring in the circuit of Fig. 1
    Signals.
    In Fig. 1 an embodiment of a power factor correction circuit 1 according to the present invention is shown.
    The power factor correction circuit 1 is at an input terminal EK a Ein¬gangsspannung Vin e.g. supplied in the form of an AC or DC voltage. The input Vin can be rectified by a rectifier (not shown) and correspondingly have a frequency of typically 100 Hz. The input of the circuit 1 is formed by the input terminal EK and ground. The input voltage Vin is optionally screened by a smoothing capacitor C1 arranged at the input of the power factor correction circuit 1. The smoothing capacitor C1 is connected between the input voltage Vin or the input terminal EK and ground. On the output side, the power factor correction circuit 1 provides an output voltage Vbus at an output terminal AK. The output of the circuit 1 is gebil¬det from the output terminal AK and ground.
    Between the input terminal EK and the output terminal AK is a series connection of an inductive energy storage element, such as e.g. a charging coil L1, and a free-running diode D1 provided. As shown in Fig. 1, the input voltage Vin is applied to a first terminal of the charging coil L1, and a second terminal of the charging coil L1 is connected to the anode of the free running diode D1. Between the cathode of the freewheeling diode D1 and ground, that is between the output terminal AK and ground, in turn a charging capacitor C2 is geschal¬tet. This charging capacitor C2 can be charged via the freewheeling diode D1 of the charging coil L1.
    At the connection point between charging coil L1 and freewheeling diode D1, a controllable switch S is connected. The switch S is preferably designed as a power transistor. By means of the switch S, this connection point between charging coil L1 and freewheeling device D1 can be selectively connected to ground. The mass mentioned in this embodiment should generally represent a low potential.
    The power factor correction circuit further comprises a control unit ST, which provides a preferably constant output voltage Vbus via switching on and off of the switch S at the output terminal AK. The control unit ST has a pin P / PFCout via which a control signal PFCout for the switch S is generated. As is known, the switch with a frequency greater than 1 kHz or greater than 10 kHz can be switched on and off. As a result, the input voltage Vin is preferably nearly constant during a turn-on phase and a subsequent turn-off phase of the switch.
    The control unit ST can also detect the input voltage Vin and / or the output voltage Vout, e.g. via respective voltage dividers.
    As is known, the output voltage Vbus may be e.g. be converted via an inverter (not shown) with two switches in a high-frequency operating voltage for a load circuit. Illuminants and in particular LEDs are part of the load circuit.
    The charging coil L1 also forms the primary winding of a transformer 2, whose secondary winding is referred to as a detection coil L2. The charging coil L1 and the detection coil L2 are thus inductively coupled, so that the current through the charging coil L1 or the voltage at the charging coil L1 can be picked up inductively by the control unit ST via the detection coil L2. Correspondingly, a resistor R1 and preferably also a decoupling element, such as e.g. a diode D2 provided.
    One terminal of the detection coil L2 is connected to ground, the other terminal of the detection coil L2 to the anode of the diode D2. The resistor R1 is connected between the cathode of the diode D2 and a detection pin P / zxcs of the control unit ST.
    At times when the switch S is opened, therefore, at the detection pin P / zxcs, the zero crossing of the voltage across the charging coil or the zero crossing of the current flowing through the charging coil L1 current can be detected. This detection of the voltage across the charging coil L1 also indirectly detects the voltage across the switch S.
    At times when the switch S is closed as driven by the control unit ST, the current through the switch can be measured at this detection pin P / zxcs via a measuring resistor R3. This preferably low-impedance measuring resistor R3 is connected between ground and the switch S, so that when the switch S is closed, a current flows through the charging coil L1, the switch S and the measuring resistor R3. Between the detection pin P / zxcs and the connection point between measuring resistor R3 and switch S, a further resistor R2 can be connected.
    The e.g. Decoupling element configured as diode D2 in FIG. 1 thus serves to decouple the two functions performed at the detection pin P / zxcs: measurement of the zero crossing of the voltage across the charging coil or of the current through the charging coil L1 on the one hand and measurement of the current through the switch S on the other hand.
    Alternatively, these two measurements can be performed by means of two separate detection pins of the control unit ST, wherein these two separate detection pins can then have different potentials. A first detection pin may be connected to the detection coil L2 for detection of the zero crossing through the resistor R1. A separate second pin may be provided with the connection point between resistor R3 and switch S. Preferably, the connection between the resistors R3 and R2 shown in FIG. 1 is omitted here.
    In Fig. 2 are curves of the various occurring in the circuit of FIG. 1
    Signals shown.
    The signal PFCout shown here is the control signal output by the control unit ST for driving the switch S. The control signal PFCout has known switching pulses, during which the switch S is switched on. Such a switching pulse is shown between times t0 and t1. The control signal shown in FIG. 2 remains at zero after time t1.
    The signal ZXCS shown is the signal or voltage at the detection pin P / zxcs. At time t0, the switch S is closed, this switch S then remains on during the time t0-t1.
    In the case of the power factor correction circuit 1 designed as a step-up converter, the charging coil 1 takes up energy when the switch S is closed, which in turn is discharged to the charging capacitor C2 when the switch S is open. When the switch S is closed, the charging coil L1 is shorted to ground and the freewheeling diode D1 remains locked. The charging coil L1 then charges and energy is thereby stored in the charging coil L1. Subsequently, when the switch S is turned off, the recovery diode D1 is conductive. The charging coil L1 then discharges via the freewheeling diode D1 into the charging capacitor C2. The energy previously stored in the charging coil L1 is thereby transmitted to the charging capacitor C2 and to the output terminal AK, respectively.
    The charging of the charging coil L1 during the period t0-t1 is shown in FIG. 2 in that in this time window the detection signal ZXCS linearly increases from zero to a positive value. This corresponds to a linear increase of the current through the switch S, i. also the current through the charging coil L1, starting from the value zero.
    At time t1, the switch S is opened, so that the signal ZXCS now represents the voltage applied to the detection coil L2 by means of the voltage divider R1, R2, R3. Due to the inductive coupling with the charging coil L1, the signal ZXCS can also reproduce the voltage applied to the charging coil L1. The detected signal ZXCS is preferably compared by the control unit with a reference value Vref_zx. For this purpose, in Fig. 1, a comparator K serving to compare the detection signal ZXCS with the reference value Vref_zx is shown.
    After turning off the switch S at time t1, the voltage on the detection coil L2 remains at a positive value until the zero crossing of the voltage across the charging coil. During the turn-off period of the switch S, the reference value Vref_zxz will fall below the detection signal ZXCS for the first time at time t2. It is correspondingly recognized by the control unit ST that, at the time t2, a zero crossing of the voltage takes place via the charging coil.
    According to the invention, the output ZXcomp of the comparator K assumes a positive value as and as long as the detection signal ZXCS falls below the reference value Vref_zx. A positive edge of the output ZX comp is detected accordingly by the Steuerein¬heit ST as the zero crossing of the voltage across the charging coil.
    As shown in FIG. 2, it may happen that immediately after the turn-off of the switch S at the time t1, the rising detection signal ZXCS is smaller than the reference value Vref_zx. However, this undershoot is not taken into account for the detection of the first zero crossing of the voltage across the charging coil. This can be ensured, for example, in that for the detection of a zero crossing also a negative edge of the detection signal ZXCS must be present. At the times t1 and t2, the detection signal ZXCS is smaller than the reference value Vref_zx. At these times, however, the detection signal ZXCS has in each case one positive and one negative edge. Since only negative edges are preferably taken into account when detecting a zero crossing, the control unit ST recognizes that, after switching off the switch S, the first zero crossing of the voltage across the charging coil has actually taken place at the time t2.
    According to the invention, it is now provided that the control unit ST detects a first zero crossing at t2 and a second zero crossing of the voltage across the charging coil at t3. Depending on these two detected zero crossings at t2 and t3, the further zero crossings at t4 etc. are derived.
    Preferably, the time interval t_zx between the two detected zero crossings is determined. Depending on the determined time interval t_zx then the weite¬ren zero crossings at t4, etc. are derived. For example, the time t4 of the third zero crossing is determined by the control unit ST by the following formula: t4 = t3 + t_zx, the time t5 of the fourth zero crossing (not shown) by the following formula: t5 = t3 + 2 * t_zx, etc.
    Preferably, therefore, further zero crossings can be derived exclusively as a function of the average time interval t_zx and of the time t3 of the second detected zero crossing.
    This is due to the fact that the oscillation of the voltage is attenuated in the Ausschaltpha¬se, but however has a constant frequency 1 / (t_res).
    In the prior art, so to speak, this constancy of the oscillation is used as a clock signal in order to achieve a higher efficiency in the intermittent operation. According to the present invention, however, after the detection of the time interval t_zx of the two first zero crossings, the further zero crossings are determined independently of the return signal zxcsc.
    According to the invention, a separate clock generator is used to determine the further zero crossings.
    Preferably, the time interval t_zx is determined by means of a counter Z. This preferably digital counter is preferably part of the control unit ST. In a preferred embodiment, a counter is started at the first detected zero crossing and the counter value zxtime is recorded at the time of the second detected zero crossing. With constant clocking of the counter, the counter value thus represents the time interval t_zx of the first two zero crossings.
    The course of the counter value is shown in FIG. 2. When the first zero crossing is detected at the time t2, the counter starts to count up from the value zero. Upon detection of the second zero crossing at time t3, the counter is stopped and the counter value zx time is stored in a memory SP.
    All further zero crossings may then be detected by resetting the counter at the second zero crossing and ramping up to the counter value. The counter value of the counter Z is thus compared with the previously stored counter value. As soon as the counter value Z of the counter Z reaches the previously stored value at the time t4, the control unit ST can determine or derive another zero crossing.
    Of course, this process can be repeated as often as desired, i. as soon as another zero crossing is derived, the counter is restarted and run until the stored counter value.
    The switch S is then reset at the time of a derived zero crossing, i. at time t3 + N * t_zx, where N is a natural number.
    Thus, even at very low loads, a relatively large gap, i. a relatively large time interval between the first zero crossing and the reconnection of the switch S, are used.
    The stored counter value, which reflects the time interval t_zx between the two first detected zero crossings of a switch-off phase, can also be used for the following switch-off phases of the switch. In the case of an alternating switching on and off of the switch S, therefore, the distance t_zx must be determined only once.
    The present invention is only applicable to the discontinuous conduction mode of a power factor correction circuit 1. However, the power factor correction circuit 1 control unit ST may be adaptively configured to be in borderline mode, especially at higher loads (Limit operation) or the Conti¬nuous Conduction Mode switches. In the limit mode, the switch S is preferably at the first detected zero crossing of the voltage across the charging coil L1, i. switched on again at the first de¬tektierten zero crossing of the charging coil current. In the continuous conduction mode, the charging coil current varies between two positive values, i. the charging coil current does not return to zero.
    权利要求:
    Claims (13)
    [1]
    Claims 1. Power factor correction circuit (1), wherein the circuit has a charging coil (L1) connected in series with a freewheeling diode (D1), with the discharge current through a gated switch (S), a charging capacitor (C2) is charged, wherein the switch (S) is switched on and off alternately by a control unit (ST), and the control unit (ST) has an input (P / zxcs) for receiving a return signal (ZXCS) directly or indirectly connected to the switch (S) or the voltage applied to the charging coil (L1), wherein the control unit (ST) is configured during a first switch-off phase of the switch (S), - two zero crossings of the voltage applied to the switch (S) by means of the Rück¬führsignals ( ZXCS) and to derive at least one further zero crossing of the voltage applied to the switch (S) on the basis of the two detected zero crossings.
    [2]
    2. Power factor correction circuit (1) according to claim 1, wherein the control unit (ST) is switched off switch (S) to determine - the time interval (t_zx) between the two detected zero crossings and - the at least one further zero crossing depending on derive the determined time interval (t_zx).
    [3]
    3. power factor correction circuit (1) according to claim 2, wherein the at least one further zero crossing is derivable exclusively as a function of the ermit¬telten time interval (t_zx) and of the time (t3) of the second detected zero crossing.
    [4]
    The power factor correction circuit (1) according to claim 2 or 3, wherein the time (t4) of the derived zero crossing is obtained by adding the time interval (t_zx) or a multiple of the time interval (t_zx) to the time (t3) of the second detected zero crossing ,
    [5]
    5. power factor correction circuit (1) according to one of claims 2 to 4, wherein the time interval (t_zx) by means of a counter (Z) is determined, which is started at the first detek¬tierten zero crossing and stopped at the second detected zero crossing, wherein the counter value ( zx_time) is cached in memory at the time the counter is stopped.
    [6]
    6. power factor correction circuit (1) according to claim 5, wherein the time (t4) of the derived zero crossing is determined by the fact that at the time (t3) of the second detected zero crossing of the counter (Z) is restarted and at least once until the latched count value (zxtime ) counts.
    [7]
    7. power factor correction circuit (1) according to one of the preceding claims, wherein at the time (t4) of the derived zero crossing of the switch (S) is switched on again.
    [8]
    A power factor correction circuit (1) according to any one of the preceding claims, wherein during a second turn-off phase of the switch (S) subsequent to the first turn-off phase, the control unit (ST) is adapted to zero-cross the voltage applied to the switch (S) on the basis of during the first off phase of the switch (S) to derive two detected zero crossings.
    [9]
    9. power factor correction circuit (1) according to one of the preceding claims, wherein a zero crossing of the voltage applied to the switch (S) by means of the Rück¬führsignals (ZXCS) is detected when the feedback signal (ZXCS) a reference limit (Vref_zx ) falls below.
    [10]
    10. power factor correction circuit (1) according to claim 9, wherein a zero crossing of the voltage applied to the switch (S) by means of the Rück¬führsignals (ZXCS) is detected when in addition to the time of exceeding the reference value (Vref_zx) the Feedback signal (ZXCS) has a negative edge.
    [11]
    11. Method for power factor correction by means of a circuit (1), the circuit comprising a charging coil (L1) connected in series with a freewheeling diode (D1), with the discharge current being charged by a controlled switch (S), a charging capacitor (C2), the switch ( S) is alternately switched on and off by a control unit (ST) and the control unit (ST) receives a return signal (ZXCS) which directly or in¬direct the at the switch (S) or at the charging coil (L1) voltage applied, wherein the control unit (ST) during a first switch-off phase of the switch (S) is designed to - detect two zero crossings of the voltage applied to the switch (S) by means of the Rück¬führsignals (ZXCS) and - at least to derive an additional zero crossing of the voltage applied to the switch (S) on the basis of the two detected zero crossings.
    [12]
    12. Control unit (ST) in the form of an integrated circuit, in particular designed as a microcontroller, ASIC or as a hybrid solution, which is designed to implement the method according to claim 11.
    [13]
    13. Operating device for lamps, in particular for LEDs, comprising a Leistungsfaktorkorrek¬tur circuit (1) according to one of claims 1 to 10. For this 1 sheet drawings
    类似技术:
    公开号 | 公开日 | 专利标题
    DE102012205312B4|2016-06-16|Burst mode of a switching converter
    EP2457314B1|2016-09-21|Method and circuit for power factor correction
    DE102015211861B4|2017-11-23|Secondary detection and communication device for a dynamic load
    DE112015003287B4|2021-08-05|Hysteresis power control method for single stage power converters
    DE112010003631T5|2014-12-11|Switching power supply circuit and power factor control
    EP1603219A1|2005-12-07|Method and device for power factor correction
    EP2011217B1|2016-03-16|Boost power factor correction circuit |
    DE102015104564A1|2015-10-01|SYSTEM AND METHOD FOR A CONTACTED POWER CONVERTER
    EP2483999B1|2014-04-09|Method and circuit for one-pin power factor correction
    EP2011218B1|2016-09-21|Boost power factor correction circuit |
    WO2007042317A2|2007-04-19|Induction heating device and corresponding operating and pot detection method
    DE102010029244A1|2010-11-25|System and method for transient suppression in a switched-mode power supply
    DE102015116154A1|2016-05-04|Detection circuit for an active discharge circuit of an X-capacitor, associated active discharge circuit, integrated circuit and detection method
    DE102013016803A1|2014-04-10|Method for controlling switch power pack of power converter i.e. flyback converter, involves comparing recognition pulse appropriate reflected voltage with reflected base voltage, when difference of voltage exceeds threshold level
    DE102017131163A1|2018-06-28|LLC POWER CONVERTER AND ITS SWITCHING PROCESS
    DE102012111853A1|2013-08-14|Switch power pack device used for LED lights, has control unit that regulates output stream based on default signal and controls phase of input current flowing at time course and phase of alternating voltage input signal
    EP2859652B1|2017-09-06|Power factor correction circuit, control unit for an illuminant and method for controlling a power factor correction circuit
    EP3186876B1|2020-05-06|Power factor correction allowing detection of zero crossings
    DE102016122964A1|2017-06-01|System and method for a power conversion system
    DE102015203950A1|2016-09-08|Operating device with detection of the elimination of the supply voltage
    AT16743U1|2020-07-15|Inverter circuit with adaptive dead time
    EP3384732B1|2020-04-08|Llc driver circuit with damping element
    EP2225918B1|2013-10-02|Illumination means operating device, particularly for leds, with electrically isolated pfc
    EP1742516B1|2013-06-05|Device and method for operating at least one lamp
    EP2837260B1|2019-08-07|Transformer for a lamp, led converter, and llc resonant transformer operation method
    同族专利:
    公开号 | 公开日
    EP3186876A1|2017-07-05|
    WO2016030158A1|2016-03-03|
    EP3186876B1|2020-05-06|
    DE102014216827A1|2016-02-25|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    EP1018798A2|1999-01-08|2000-07-12|Lg Electronics Inc.|Power factor compensation device for motor driving inverter system|
    EP1603219A1|2004-05-25|2005-12-07|TridonicAtco GmbH & Co. KG|Method and device for power factor correction|
    US7292013B1|2004-09-24|2007-11-06|Marvell International Ltd.|Circuits, systems, methods, and software for power factor correction and/or control|
    US8098505B1|2009-07-20|2012-01-17|Fairchild Semiconductor Corporation|Phase management for interleaved power factor correction|
    KR20130016954A|2011-08-09|2013-02-19|삼성전기주식회사|Resistor-free zero current detecting circuit for controlling pfc, pfc converter and resistor-free zero current detecting method for controlling pfc|DE102017221786A1|2017-09-29|2019-04-04|Tridonic Gmbh & Co Kg|Lamp operating device with converter in the DCM|US6043633A|1998-06-05|2000-03-28|Systel Development & Industries|Power factor correction method and apparatus|
    US6341073B1|2000-11-16|2002-01-22|Philips Electronics North America Corporation|Multiple valley controller for switching circuit|
    DE102006018577A1|2006-04-21|2007-10-25|Tridonicatco Gmbh & Co. Kg|Step-up Power Factor Correction Circuit |
    US8665614B2|2007-09-28|2014-03-04|Stmicroelectronics S.R.L.|Control method and device for switching power supplies having more than one control mode|
    US8755203B2|2008-12-30|2014-06-17|Dialog Semiconductor Inc.|Valley-mode switching schemes for switching power converters|
    US8406021B2|2009-08-10|2013-03-26|Emerson Climate Technologies, Inc.|System and method for reducing line current distortion|
    US8248040B2|2009-11-12|2012-08-21|Polar Semiconductor Inc.|Time-limiting mode for an interleaved power factor correction converter|EP3758204A1|2019-06-28|2020-12-30|Infineon Technologies Austria AG|Method for driving an electronic switch in a power converter circuit and power converter circuit|
    法律状态:
    2020-08-15| MM01| Lapse because of not paying annual fees|Effective date: 20191031 |
    优先权:
    申请号 | 申请日 | 专利标题
    DE102014216827.9A|DE102014216827A1|2014-08-25|2014-08-25|Power factor correction with detection of zero crossings|
    [返回顶部]